We investigate properties of the relativized AC and NC hierarchies in their DLOGTIME-, respectively, ALOGTIME-uniform setting and show that these hierarchies can be characterized in terms of adaptive reducibility in deterministic (poly)logarithmic time, i.e. in time O(log n)' for i 2 0. Using this characterization, we substantially generalize various previous results concerning the structure of the two hierarchies.
Introduction
The concept of reducibility is a central one in complexity theory. Intuitively, a problem A is reducible to a problem B when an algorithm for B can be efficiently transformed into an algorithm for A. Loosely speaking, the complexity of A is bounded by the complexity of B "plus" the complexity of the reduction. Here, a natural assumption is that the complexity of the reduction should not be greater than the complexity of the problem we are reducing to. With the study of smaller and smaller complexity classes finer and finer reductions using lesser and lesser resources have become necessary. At the extreme end, we have reducibilities via constant depth circuits [14] or LOGTIME reducibility [lo] , suitable for studying completeness for classes such as (uniform) AC0 and NC'.
Reducibilities can also be used to characterize complexity classes. For example, the classes d; [22] and 0; [24] are, respectively, the closure of NP under polynomialtime Turing and truth-table reducibility. 0; has a variety of further characterizations by other types of reducibilities, e.g., logspace Turing reducibility or reducibility via (unifo~) AC' circuits (for an overview see [17] ).
A further recent example are the AC and NC hierarchies. Wilson shows that any class of these hierarchies can be characterized by applying AC' or, alternatively, NC'+' reducibility to lower classes [26] . Hence, when applied to classes in the NC and AC hierarchies, AC' and NC"+' reducibility coincide. More precisely, it holds for i>O, j31: '+I His results are not completely satisfying for the following two principal reasons:
(1) Wilson's proofs do not relativize, and hence it was left open whether AC' and NC'+' reducibility also coincide when applied to classes not in the AC or NC hierarchy. For the classes L and NL (dete~inistic and nondete~inistic logspace) this question was solved positively in [3] with the help of adaptive logspace Turing reductions. But unfortunately, the proof techniques apply only to these two particular cases.
(2) The techniques used in [26, 3] essentially presuppose logspace uniformity of the circuits, which is unsatisfactory for the low level classes AC* and NC', since then the complexity of the circuit cons~~tor exceeds the compiexi~ of the circuit. Here DLOGTIME-uniformity [S, 1 l] and ALOGTIME-uniformity [20, IO] is preferable.
In this article, we show how the above mentioned two problems can be overcome by introducing the notion of adaptive reducibility in deterministic logarithmic and polylogarithmic time, i.e. in time O((logn)') for i>O (DLOG'TIME reducibility). This reducibility is not the same as the usual ~onff~ptive (poly)log~t~ic-time reducibility. For example, any class AC', NC'+' is closed under the deterministic logtime reducibility of Buss [lo] , but closure under DLOG'TIME reducibility would collapse the AC and NC hierachies: Our main theorem shows that adaptive DLOG'TIME reductions are strong enough to decompose (or build up) the relativized AC and NC hierarchies of functions. Any set in the class NC i+j+l can be characterized by applying adaptive DLOGiT~ME reducibili~ to a function in the class FNC?' , and, analogously, any set in the class AC'+j by applying DLOG'TIME reducibility to a function in FACj for i, j > 0. (Since DLOG'TIME reducibility for technical reason reduces to functions, here FACj and FNCj+' denote the classes of functions (rather than the class of languages) corresponding to ACj and, respectively, NCi+' circuits). More precisely, it holds for i, j >,O and arbitrary fimction class F: AC'+j(F) = DLOG'TIME(FACj(<i)) = AC'(FACj(P)), NC"+j+'(P) = DLOG'TIME(FNCj+'(P-)) = NC"+'(FNCi+' (9) ),
where it suffices to assume DLOGTIMEand, respectively, ALOGTIME-uniformity rather than logspace uniformity for the AC and NC circuits. As a corollary, we give an answer to the question raised by Wilson in [26] "Under which circumstances do relativized NC"' and AC' coincide?" that generalizes the previous answers of [3, 6] to this question: AC' and NC'+' reducibility coincide for all i 30 when applied to a function class 9 if they coincide on 9 for i = 0, i.e., if AC'(T) = NC'(F). In particular, this is the case if F is closed under NC' reducibility. Hence, the drawbacks stated in (1) and (2) above are completely overcome. First, our results do not only apply to the special cases L and NL, but are so general as to apply to any class known to be closed under NC' reducibility, like LOGCFL [23, 9] or optL [4] . Secondly, our results hold for uniformities below logspace.
Furthermore, we also show that DLOG'TIME reducibility has other interesting properties. Besides decomposing parallel classes, this reducibility also decomposes classes that may rather be called "sequential":
first, "small" simultaneously space and time bounded classes, and, second, classes defined via polynomial-time bounded oracle Turing machines that may query O(log'n) times an oracle function.
Our paper is organized as follows. In Section 2 we define DLOG'TIME reducibility and the uniformity conditions for circuits with arbitrary functional oracle gates. In Section 3 we show the decomposition results for "sequential" classes obtainable with DLOG'TIME reductions. In Section 4, we state some normal form lemmas for AC' and NC'+' circuits, and finally, in Section 5, we present the main result concerning the decomposition of the AC and NC hierarchies by DLOG'TIME reductions, using the normal forms obtained before.
DLOG'TIME-reducibility and circuit classes
In this section, we define the notion of adaptive DLOG'TIME reducibility and the uniform circuit classes that we will consider.
Throughout this paper log' n means the function max( 1, [log, nl'). All logarithms are to the base two. Let .Z be a fixed alphabet that contains a special (padding) symbol $. We treat sets of words over C, which when required we will think of codified over the set (0, 1 }. The empty word is denoted by i. The length of a word w is denoted by 1 w /. If m is a number then ) m 1 refers to the length of a (standard) binary encoding of m. In particular, Ilogn 1 denotes the length of the binary encoding of the smallest integer i with i > logn; for example, for n = 22' we have ) log n 1 = i + 1. Functions f map (0, 1 }* into (0, 1 }*, and are such that there exist a DLOGTIME computable function h that determines the length of the values of f for inputs of length n, i.e. for all x1,x2 with 1x11 = 1x21 it holds If( = jf(x2)l = h(xi) = /Z(Q). This is a condition implicitly given if the function belongs to a logtime uniform circuit class, and in particular it implies that f is polynomially-length bounded, i.e., that for all x, I f(x) I < Ix Ik for some constant k.
Adaptive DLOG'TIME reducibility
For sublinear time, the standard Turing machine model with its sequential input access does not make sense, since only a prefix of the input could be read. To enable access to any bit of the input, we will use a known variant of the standard model (see e.g. [20, 10, 7] ).
An indirect-access machine is a usual Turing machine that additionally has a special tape (input index tape) to access the input and four distinguished states ("read input", "input l", "input 0 " "input undefined"). When a string i is written in the input index , tape and the machine is in the special state "read input" then it enters either the "input 1" or "input 0" state, depending on the ith bit of the input. We assume that the input is written in the leftmost cells of the input tape. If an input position greater than the input length is queried, then the machine enters a special state "input undefined". We will further assume that the content of the input index tape is not erased after querying the input. (The latter two assumptions allow us to compute the input length in logarithmic time (see [lo] , where this was credited to Dowd).) Definition 2.1. Using the machine model described above we define the complexity classes DTIME(O(log' n)) for i 2 0. We denote DTIME(O(log n)) by DLOGTIME.
These complexity classes are language classes (classes of O-l functions). The corresponding function classes FDTIME(O(log'n)) are defined in the obvious way by supplying the indirect-access machine with an additional output tape. Note that such functions have "small" outputs of length O(log'n) for inputs of length n.
By introducing nondeterminism or alternation the machine model described above gives rise to the classes NLOGTIME or, respectively, ALOGTIME (see [20] for such machines).
The concept of adaptive polylogtime reducibility is defined by attaching a functional oracle to the indirect-access machine in the following way.
An indirect-access machine with adaptive oracle queries to an oracle function is an indirect-access machine augmented with additional tapes and distinguished states: l a write-only (oracle) query tape, and a query index tape, l a read-only (oracle) answer tape, and an answer index tape, l "query write b" (b E C), "query write undefined", l "query oracle", "query undefined", l "read answer", "answer b", "answer undefined".
The query tape and answer tape are bounded in size by a polynomial p in the length of the input x of the machine and may be (indirectly) accessed via their index tapes for writing and reading. The machine may construct queries on the query tape and will receive the answer (the value of the particular oracle function) on the oracle answer tape by entering the state "query oracle". To access the kth bit b of the answer, the answer index tape is used in the same fashion as the input index tape: When a string k is written in the answer index tape and the machine is in the special state "read answer", it enters the "answer b" state. To change the kth bit of the query to bit b, the query index tape is used analogously: When the string k is written in the query index tape and the machine is in the special state "query write b", the kth bit of the query is overwritten by b. Just as for the input index tape, we assume that querying or writing in any bit position k that exceeds the size of the answer or query tape (i.e., k > p( Ix I)), the machine enters the "answer undefined" or "query undefined" state.
We assume that the input x of the machine is written initially in the query tape and all index tapes are cleared. Whenever the machine is in the special state "query oracle" and the query tape currently contains the string u = uiu2 . . . up(~,.l), uj E C and the query index tape contains the string k, we assume the following to happen in one step, if k<p((x\):
(1) the oracle answer f(ul . . . ok) appears on the answer tape, (2) the contents of the query tape (u) is substituted by the string xf(ui . . . Uk), where both tapes are padded up to their sizes with the symbol $. The contents of any of the other tapes, including all the index tapes remain the same. If k > p(lxj), the machine enters the "query undefined" state.
Note that this model is slightly different from the one in [5] .
Definition 2.2. For i 2 0, DLOG'TIME(S)
is the class of languages that can be computed by O(log'n)-time bounded indirect-access machines with adaptive oracle queries to a function in 9. If .9 is a language class (i.e., a class of O-l functions), then we obtain with the above model a DLOG'TIME Turing reducibility.
Observe that condition (2) ensures adaptivity because the last oracle answer may be part of the next query, and it also ensures "monotonicity", i.e., A G DLOGiTIME(cA) for i 2 0 and all languages A with characteristic function CA.
Boolean circuits
Boolean circuits with bounded fan-in are finite directed acyclic graphs with nodes or gates up to indegree 2 with a certain label or type. Nodes of indegree zero are the input nodes x0,x1,. . . ,x,-l or nodes labelled 0 or 1; nodes with indegree one are labelled 7 or id (the identity function), and nodes with indegree two are labelled A or V. Some of the nodes are specified as output nodes yo, yi, . . . , y,_i . In circuits with unbounded fan-in there is no restriction on the indegree of the v and A nodes, which in this case are also called existential and universal, respectively.
A circuit family {C"} := (Cl,Cz,...) computes a function f, if the output of C,, on input x of length n is the same as f(x) for all X. If f(x) E (0, 1) for all x, i.e., there is only one output node in each circuit of the family, then we can also say that {C,,} accepts the set of all x for which f(x) = 1. For a circuit C, the size of C size(C), is the number of nodes C contains. The depth of C, depth(C), is the length of the longest path from some input node to some output node.
We will allow our circuits to have access to oracle gates, which compute the value f(x) for a functional oracle f : {O,l}' ---f (0, l}m (see [ 151) . Note that usually oracle nodes determine the membership of a string x in an oracle set; this corresponds in our approach to taking m = 1, i.e. using a O-1 valued function f instead of the set Lf := {x 1 f(x) = 1) ( see e.g. [25, 26] ). For unbounded fan-in circuits, oracle nodes have depth 1. In the case of bounded fan-in circuits an oracle gate with k inputs and k' outputs contributes log(k + k') to the depth of the circuit. This is the standard way of counting the depth of oracle nodes (see e.g. [lS] ). The reason for this choice is that the use of an oracle gate for, say an unbounded fan-in existential gate g, should be charged alike as would be the bounded fan-in subcircuit computing g that has depth logarithmic in the number of its inputs. Hence, charging oracle gates in dependence of their fan-in ensures closure of all AC', NC', i2 1, under NC' reducibility.
Uniformity
We restrict ourselves to uniform circuit families for which the codification of the nth circuit may be "easily" determined from n. There exists a variety of uniformity conditions (see e.g. [20, 10, 8, 111 ) that for AC' or NC'+' with i 2 1 mostly give rise to the same class, namely logspace-uniform AC' or NC jfl For i = 0 there are differences and . much effort has been devoted in particular to develop uniformity conditions for which AC"= LH (LH is the logtime hierarchy of Sipser [21] ) and NC'=ALOGTIME.
Table 1 summarizes the known results. Note that by results of [l, 161, PARITY separates AC0 and NC'.
In the following we generalize the notions of extended and direct connection language [20] to be applicable to circuits with oracle gates of arbitrary fan-in and fan-out. For both bounded fan-in or unbounded fan-in circuits we assume that each oracle gate number is a triple (0, k, k') that contains the fan-in k and fan-out k' of gate o. (Here any codification suffices for which the fan-in and fan-out of any oracle gate can be determined in DLOGTIME.)
To be able to refer to the n input gates and m output gates of a circuit C,, in DLOGTIME, we assume that the input gates are numbered 0, l,..., n -1 and the output gates 21Size(cn)i,. . . ,2isize(cn)l + m -1. (Here again any convention suffices that allows to compute the number of the jth input or output gate in DLOGTIME.) For a bounded fan-in circuit C with or without oracle gates, let g be a gate and
is the gate reached when p is followed as a path towards the inputs of C by starting at g going left (or right) when [0] (or [l]) appears and following input i + 1 when
stands for an oracle gate with fan-in k and fan-out k' that is reached via its j + 1 st output and left via its i + 1 st input,
For example, g([ 11) is the right input gate of g, and g([O][ 1 1, 1, 10, 01) is the 3rd input of an oracle gate (with fan-in 3 and fan-out 1 that has been reached via its first output) of the left input to g. Note that it is not standard to include the fan-in and fan-out of Table 1 Uniformities for AC0 and NC'
Logspace-uniform NC' (= UBc-uniform NC' ) I ALOGTIME = ALOGTIME-ECL-uniform NC' (=UE* -uniform NC') [20] = ALOGTIME-Formula-language-uniform [8] oracle gates in their gate names. But for the proofs of our results it is essential that this information is encoded in the path descriptions.
For a bounded fan-in circuit family {C,,} with or without oracle gates, the extended connection language ECLc consists of all 4-tuples (x, g, p, y), where 0 jxl=n,
U (0, l}* (v is either gate type or gate number), and
such that (i) if p = i then y is the type of gate g, and (ii) if p # A then y is the gate number of g(p), including, if g(p) is an oracle gate, the number of g(p)'s outputs. ECLc encodes local information about the wiring of C, within distance 2.log(size(C,)).
For unbounded fan-in circuits, we are only interested in the information about direct wiring between two gates. We define for an unbounded fan-in circuit family {C,,} with or without oracle gates the direct connection language DCLc as above, except
oracle gate (with fan-in k and fan-out k') and y is the i + 1st input to g, including if y is oracle gate, the number of y's output. (j is redundant in this case.) Definition 2.3. An unbounded fan-in circuit family with or without oracle gates {Cn} is DLOGTIME-DCL-uniform if there is a DLOGTIME machine that recognizes DCLc.
A bounded fan-in circuit family with or without oracle gates {Cn} is DLOGTIME-ECL-(ALOGTIME-ECL-uniforn) if there is a DLOGTIME (ALOGTIME) machine that recognizes ECLc.
Note that for circuits without oracle gates these notions yield the corresponding notions in [8, 11,201. Definition 2.4. We denote by FAC', FNC '+' for i > 0 the class of functions computable by DLOGTIME-DCL-uniform unbounded fan-in and, respectively, ALOGTIME-ECLuniform bounded fan-in circuit families {Cn} of polynomial size, and polylogarithmic depth, i.e., size(C,) = no(l) and depth(C,,) = O(log'n), respectively, depth(C,) = O(log'+' n). The corresponding classes of languages (O-l functions) are denoted by AC' and NC'+', respectively. If the circuits contain functional oracle nodes for a function f we get the classes FAC'(f),FNC'+'(f), and for a class of functions 9, we define FAC'(9) := UfeT FAC'(f) and, similarly, FNC'+'(F). The corresponding classes of languages are denoted without the prefix "F".
Note that we have defined the classes NC'+'(f) in terms of ALOGTIME-ECLuniformity rather than with the stronger notion of DLOGTIME-ECL-uniformity, or DLOGTIME-DCL-uniformity as for the AC classes, although there is no difference here for the unrelativized classes (see Table 1 ). But it is not clear that the proof for the equivalence in the case of NC' relativizes. The proof for our main result works for both ALOGTIME-ECL-uniformity (even for NLOGTIME-ECL-uniformity, i.e., the extended connection language can be accepted by an NLOGTIME-algorithm) as well as DLOGTIME-DCL-uniformity, but does not seem to work for DLOGTIME-BCL-uniformity. Nondeterminism is needed to guess and check subpaths of a given path to achieve decomposability in Lemma 5.5: Assume that we are given a path in a circuit C, that results from substituting the oracle gates by their corresponding subcircuits. Then we are confronted with the problem of decomposing the path into parts that correspond to former subcircuits. The only solution to achieve this deterministically seems to be in following the path step by step. But this consumes up to time O(log2 n). Hence we use nondeterminism for guessing the different parts of the path, and, afterwards, we verify the guesses using the ALOGTIME algorithms for the ECL of the original circuit family and the circuit family of the oracle function.
Also in Lemma 4.1 (contrary to the maybe too optimistic claim in [5] ) we need nondeterminism to solve the following subproblem: Given: (x,g, p, y), g, y gates of circuit C, and p E ([0], [ 11)" a path description, Problem: does a prefix of p describe a path from g to y?
Some properties of DLOG'TIME reducibility
For O-1 functions (i.e., sets), adaptive DLOG'TIME reducibility provides a DLOG' TIME Turing reducibility, and in particular, a DLOG'TIME Turing reducibility. Many complexity classes are closed under the latter, e.g. AC', NC', L, NL, AC', SC' for i 2 1, and NC-j for j 2 2. Closure under DLOG'TIME Turing reducibility for i 2 2 seems to hold only for the class SC' (see [ 191 for these classes). What can be said when DLOG'TIME reducibility is applied to arbitrary (other than O-l) functions? In Section 5 we will see that for any (function) class 9 closed under FACO (FNC' ) reducibility, like the functional versions of the classes mentioned above, there is a precise characterization of DLOG'TIME (9) in terms of AC' (NC'+') circuits with oracle gates for a function in p. In this section, we obtain characterizations of the class DLOG'TIME(S)
for function classes Y that are not known to be closed under FAC' or FNC' reducibility. The two results presented below may be interpreted as decomposition results of "sequential" classes by DLOG'TIME-reducibility.
Denote by DSPACE,TIME(O(logk n), O(log' n)), for k, 120, the class of languages that are accepted by simultaneously O(logk n)-space bounded and O(log' n)-time bounded Turing machines.
Proposition 3.1. For all 0 <i < j it holds
Proof. For the inclusion from left to right, let M be a machine that is simultaneously c.log' n-space and c.log'+j n-time bounded, for a constant c. We divide the computation of A4 on input x in log' n steps of size c.log' n. After step k, M will be in configuration ck. Note that any configuration of M is bounded in size by O(log' n). To simulate the computation of A4 on a given input x, define an oracle function fM, fM(x$ck) = ck+l, where ck+l is the successor configuration of ck in a computation of M on input X, if it exists, and Ck otherwise. Let the first bit of ck indicate whether ck is a final accepting configuration or not. It is not hard to see that f E FDLOGjTIME.
To simulate A4 with f as oracle, a machine M' writes the query X$CO, where CO is the initial configuration of M, in the oracle query tape and then just queries log'n times.
After each query, a unary counter initially set to log' n is decremented, and M' stops querying when the counter reaches 0. The adaptive query mechanism ensures that successively x$c~,x$ci,x$c~, . . ,x$cIogt n are queried, since the input x and the last oracle answer ck are always part of the following query. With the query x$ctOsl n, there will eventually be a final configuration of M on M's oracle answer tape, and M' can check acception or rejection by looking at its first bit.
For the inclusion from right to left, we completely simulate the O(log' n)-time bounded base machine inclusive the oracle computation. For this, we need time bounded by the product of the time of the base machine and the time of a machine for the oracle function, i.e. O(log'+'). Since i < j, the space used by the base machine is bounded by the length of the oracle answers, and the simulation thus consumes space O(log'n). 0
As the following example shows, DLOG'TIME reducibility can sensibly be applied to both sequential classes (like e.g. FDLOGTIME)
and parallel classes (like e.g. FNC'). Proposition 3.1 yields for i = j = 1: DSPACE,TIME(O(log n), O(log* n)) = DLOGTIME(FDLOGTIME).
Consider the corresponding "parallel class" that is obtained by alternating simultaneously logspace and O(log2)-time bounded Turing machines. This class was shown to be equivalent to NC2 by Ruzzo and our main theorem in Section 5 characterizes it by DLOGTIME reducibility as follows:
ASPACE,TIME(O(log n), O(log2 n)) = NC2 = DLOGTIME(FNC' ).
Our second example of a decomposition result for sequential classes concerns the class P,,sk(F) of languages that are accepted by polynomial-time bounded oracle
Turing machines that may query O(logk n) times, k 20, an oracle function in the function class 9. Here DLOG'TIME-reducibility nicely separates the logarithmic adaptiveness and "sequential" computation power of Plog,(9) computations into the complexity of the base machine on the one hand, and the computational power of its oracle, on the other. ,...,uk+clogjnl for x E {O,l}*, and k 80. Clearly, g E FPi,sj( f ). As in the proof above, now it suffices for a DLOG'TIME machine with adaptive oracle g to query just log'n times and then check the last bit of the final answer for acception (T) or rejection (I).
The other inclusion is obtained via straightforward simulation. Observe that a polynomial-time bounded machine can store any of the polynomially length bounded oracle answers and hence can produce a complete new query that consists of input, last oracle answer and the new constructed part. The time bound of the base machine and the query bound on the transducer for the oracle yield a bound of O(log'+j n) on the number of queries. q
In particular, we obtain Pt,,i(NP) = DLOG'TIME(FPi(NP)) (compare with [12] ) and a new characterization of 0; = DLOGTIME(FPi(NP)).
Results similiar to Proposition 3.2 hold also for adaptive logspace reductions [3] (for relationships between adaptive DLOG'TIME reducibility and adaptive logspace reductions see [2] ).
Normal form circuits for NC'+'(F) and AC'(F)
In this section we state two normal forms for circuits with oracle gates. We will use these lemmas in the proof of our main theorem in the next section. The first lemma states that any AC' or NC'+' circuit with oracle gates can be transformed such that it becomes "easily" divisible into subcircuits of the same depth, where "easily" means that the number of the subcircuit a gate g of C belongs to depends only on g's gate number. The second lemma states that any of such subcircuits can be resolved by one oracle node, and hence the whole circuit by a chain of oracle nodes. In both lemmas ALOGTIME-ECL-uniformity of the NC circuits and DLOGTIME-DCL-uniformity of the AC circuits is preserved. Similar lemmas for logspace-uniform circuits without oracle gates are implicit in [26] , but for the most parts the proofs do not carry over because new subtleties arise if oracles are present in the circuits and the circuits are logtime uniform.
Let C be a circuit. For any gate g of C, let leueZc(g) = 0, if g has indegree 0, and let Zeuelc(g) be the maximal number of nodes on a path from some node with indegree 0 to g, otherwise. C is levelled, if (1) for any gate g of C, ZeveZc(g) is part of the gate name of g, and (2) no gate at any level p is connected with some gate at level less than p -1 in C. C is divisible, if C is (1) levelled, and (2) for all gates of
C, depthc(g) d 2 . leuelc(g).
For AC circuits, the depth of the oracle gates contributes 1 to the circuit. Hence all gates g of such a circuit satisfy ZeveZc(g) = depthc(g), and when the circuit is levelled it is easily divisible into subcircuits of the same depth by looking at the gate numbers only. Difficulties arise for NC circuits. Here the depth of a gate g essentially depends on the fan-in and fan-out of the oracle gates that occur on paths between the inputs and g. For an NC circuit C with n inputs, level,-(g) and depth,(g) of a gate g may differ by up to a logarithmic factor, i.e., level=(g) <depth&g) < k. log n. leveZc(g) for some constant k, for example, when C has on its first level an oracle gate with fan-in n, or when C has a path which is a chain of oracle nodes each having fan-in O(n). The following lemma shows that we can bound the difference between level and depth of an NC circuit by a factor of 2, which is the case for divisible circuits.
Lemma 4.1. Let f be a function. Then the following holds for i 80 :
For any NC'+'(f) (or, respectively, AC'(f )) circuit family there is an equivalent diuisible'NC'+'( f) (AC'( f )) circuit family that obeys the same uniformity.
Proof. We state the proof for the more involved NC case. (As argued above, the AC case is simpler, since any levelled AC circuit is already divisible. It suffices here to apply the refined levelling technique (Part II of the proof) without the introduction of a "set-off subcircuit.) This proof consists of two parts. We first transform a given circuit C, so as to ensure that level and depth of all gates differ at most by a factor of 2. To achieve this, we use an idea of Peter Rossmanith (see also [6] ) and add chains of identity gates before the inputs of the oracle gates. We then refine a technique of [9] Let {Cn} be an NC'+'(f) circuit family with oracle gates for a function f. Let circuit C, have size p(n) and q(n) output gates, for some polynomials p,q.
Part Z of the prooj
We first construct an NC circuit family {CL}, for which CA is as C,, except that between any oracle gate g in C, and each of g's inputs a chain of length log(fan-in(g) + fan-out(g)) of identity gates is added. The circuit CA satisfies depthc,(g) < 2 . levels; for all gates g, since adding the identity gates increases the depth Af any gate at most by a factor of 2, but the level of each gate g increases by the sum of the depths of the oracle gates on a path with maximal depth leading to g. To ensure logtime uniformity, the gate names of gates in CA will indicate whether the gate is a "copy" of a gate in C, and of which gate, or whether the gate is a new identity gate, and in this case also, which element it is in the chain and to which input gate of the corresponding oracle gate in C,, it belongs to. More precisely, assume that the gates of C,, are numbered 0 to p(n), and let in the following gk be an arbitrary nonoracle gate in C,, with left input gk, and right input gk,, and gi be an arbitrary oracle gate in C,, with inputs giO, gi,, . . . , gi,_!. Let mi =fan-in (gi) and ti = log(fan-in(gi) +fan-out (gi) ). CL will contain one copy for each gate of C,,, and additionally m . ti identity gates for any oracle gate gi of C,. The gate numbers of the gates of Ci are given by triples as follows:
g(O,a,k), g(o,a,i) denote the "copies" of gate gk and, respectively, gi in C,,, 0 <k, i < p(n) -1. A gate and its "copy" have the same type.
g(i,i, 1) denotes the I+ 1 st identity gate of the chain added between oracle gate gi of C, and its jth input, O<j<mi -1, O<Z<ti -1.
The inputs of g(a,a,i) are g(i,c,l,_t), . . . ,g(i,,,_l,t,_l), i.e., the last element of each identity chain added between gi and its inputs. The logtime uniformity of CL results from the fact that paths without oracle nodes are basically the same in C,, and Ci, and in descriptions of paths that contain oracle gates the parts corresponding to added chains of identity gates can be easily identified and deleted, since the fan-in and fan-out of the oracle gates form part of the path description. Equally, if a path leads to an added identity gate or starts from an added identity gate g, then the corresponding oracle gate can be detected from the name of g.
Let M be the logtime machine that accepts ECL C, the extended connection language for {C,,}. We will describe the acceptance behaviour of a logtime machine M' that (gi, ) ,fan_out (gi, ) It is not hard to see that the predicates A, B, C and hence both type and path queries can be answered by h4' in logtime using subroutine calls to M. Consequently, the circuit family {CL} has the same uniformity, DLOGTIME-ECL-uniformity or ALOGTIME-ECL-uniformity as {C,,}. Part II of the proof. The levelling technique yields a circuit D, of d' levels each containing p' gates, one for each gate of CA, where each level takes all its inputs from the previous level according to the connections of CL. Furthermore, each gate in D, reflects its level number and its corresponding gate name in CA as part of its name. However, since our circuit C,!, may contain oracle gates, it can be the case that the level of such a gate g is smaller than log@n-in(g) + fun-out(g)) and hence smaller than g's depth. In order to avoid this situation, we simply add a "set-off' subcircuit of sufficient depth O(log(p'(n))) in the lower part of D, that only contains identity gates filed up to chains. We now state a more precise description of the new divisible circuit family {Da} equivalent to {CA}. Let t' = t'(n) = 2/'"snl+k, t" = t"(n) = 2~'"sn~'(t+1)fc'. Note that t' = O(log(p'(n))) and t" = O(log(d'(n))). Furthermore, it is not hard to see that t', t", t'+ t" can be computed in logtime given any input of length n. Each level, level,, of D,, for 0 < r 6 t'+ t" -1 either belongs to the set-oflpurt of D,, (levels 0 d Y < t' -1 ), to the borderline part (level t') or to the main part (levels t' + 1 <t' + t" -1) that look as follows: 0 Set-ofSpurt:
,j', k~]0l%(fa~-~h,~ )+fan-out(gt~ ))-I',
Level r for 0 <r < t' -1 contains one gate gtr,+ for 1 Q I <k = fun-out(g,) for each oracle gate go in CL and one gate g(r,S,o) for each non-oracle gate gs in C,',. For Zevelo, if gS is an input gate in Ci, gate g(o,S,o) is an identity gate. Otherwise, g(o,S,r) is a constant 0 gate. For level,, 1 <r < t' -1, any gate g(r,S, [) is an identity gate with input g+l,s,l). I)) = leveZD, (g(,,,) ), for any gate s in the first t' levels of D,, and for higher levels it can be shown by induction on the level number that depth,"(g(,,,l)) 62 leoelD,(g(,,Y, 1) ) taking into account that l we may assume by Part I of the proof that deptQ(g,)62
. levelc;(g,) holds for each gate gS in CL, and that l t' was chosen such that t'> log($un-in(g,) +fun-out(g$)). It remains to prove that {Dn} is logtime uniform. For a gate number given by the tuple (r, S, 1) it can be determined in logtime to which of the three parts (setoff, borderline, or main part) the corresponding gate belongs. Hence using subroutine calls to the machine M' that accepts ECLc,, the type query inputs i.e., r > t' -l,r'<t' -1, and l p consists of a subpath pf in C': that leads to a non-oracle gate gS, and of a chain of identity gates, i.e., 1' = 0,
l p consists of a subpath p' in CA that leads to an oracle gate gst, and of a chain of identity gates, i.e., I' # 0,
(when a path leads to an oracle gate y the number of y's input is irrelevant and we may set it to 0). It is not hard to see that the first two cases of path queries can be decided deterministically in logtime given the subroutine calls to ECLc for free. For the last case of queries though, nondeterminism is needed to guess the prefix p' of p that describes the path in Ch. (Note that this problem does not occur in the AC case. Here path have length one, that is r = r' + 1 must always be true, and the existential quantifier runs over just one element.) Hence, we conclude that {&} is ALOGTIME-ECL-uniform, if {CA} is (or NLOGTIME-ECL-uniform, if {CA} is DLOGTIME-ECL-uniform). 0 Proof. The proof of the AC case follows the same lines as the one for the NC case.
We sketch the latter. Let {Cn} be an arbitrary FNC'+j+'( f) circuit family. The circuit family {&} obtained from applying Lemma 4.1 to {Cn} has depth t = 2llognl$i+j+l)+c' + 2llognl+k' 9 and a very regular structure. In fact, each of its levels, but the "set-off' subcircuit, differ only in the level number in the gate names. We will essentially take the first The main result of this section is the decomposition of the relativized AC and NC hierarchies in terms of adaptive DLOG'TIME reductions. More specifically we show the following:
Theorem 5.1 (main). Let 9 be an arbitrary function class. The following holds for i,jaO:
(ii) AC'+j(%)=DLOG'TIME (FACj(%))= AC'(FACj(%)).
In particular, this yields a new characterization of the unrelativized NC and AC hierarchies in terms of DLOG'TIME reducibility (with %={id}).
Corollary 5.1. The following holds for i>O :
(i) NC'+' = DLOG'TIME (FNC'), (ii) AC' = DLOG'TIME (FAC').
As another corollary we obtain an answer to the question raised by Wilson in [26] "Under which circumstances do relativized NC"' and AC' coincide?' that generalizes previous answers to this question [3, 6] . The proof of the main theorem follows along the same lines for the NC case (i) and the AC case (ii). It consists of three lemmas that we present for the case (i) only (which is a little more involved than (ii)). The main theorem follows from Lemmas 5.3 and 5.4 (the left to right inclusions) and Lemma 5.5 (the right to left inclusion). The first lemma states that an NC'+jj+' circuit can be decomposed using DLOG'TIME reducibility.
The proof uses the normal form Lemma 4.2 of the previous section that provides a representation of an NC i+j+l(%) circuit as a chain of oracle nodes for a function in NCj+'(%). 
Proof. Let A be a language accepted by an ALOGTIME-ECL-uniform circuit family {Cn} in NC'+j+' with oracle gates for a mnction f. Let each circuit C,, have depth c log'+j+' n for some constant c and size p(n) for some polynomial p.
For i = 0 the proof is trivial. We define the oracle function as the characteristic function of A, i.e., CA(X) = 1, if x E A; and CA(X) = 0, otherwise. Then a constant time-bounded machine M on input x simply enters the query state and afterwards reads the leftmost bit of the answer tape. M accepts iff the answer is 1, otherwise it rejects.
For i > 0, we know by Lemma 4.2 that there exists a simple chain of log'n oracle nodes for an ALOGTIME-ECL-uniform
FNCi +' function h that computes A. We can use h as a functional oracle for a DLOG'TIME-machine A4 with p'(n) bounded oracle query and answer tapes, where p' denotes the polynomial that corresponds to the number of input gates of the circuit DA of Lemma 4.2 for h. A4 can simulate the chain using its oracle query mechanism. To control the depth of the chain M on input x of length IZ first initializes a unary counter to log'n. Then M queries and with each query decrements the counter. When the counter is 0, M reads the bit of the oracle answer tape that contains the output gate value of the circuit of h (we may for example assume to be the last bit). It is not hard to see that the behavior of M's oracle query mechanism simulates the chain of oracle nodes, when the first query of M is x$J"(IxI)-IXI (since x padded up to p'( Ix 1) is initially written on the query tape, for this A4 writes simply p'(n) in its query index tape and then queries) and the circuit DA interprets the $-symbols as 0. 0
The second lemma shows that adaptive DLOG'TIME reductions can be simulated by NC'+' circuits. The proof follows Ladner's simulation of a sequential machine by a boolean circuit [18] that can be modified to integrate the indirect access to input and oracle query and answer tapes.
Lemma 5.4. Let f be a function. Then the following holds for i 30 :
DLOG'TIME(f)
Proof. Let A be in DLOG'TIME(f).
Then there exists a c log' n-time bounded indirectaccess machine M with p(n)-space bounded oracle query and answer tapes that decides A with oracle function f. For simplicity , let n = 1x1, pi = 21P@)l and tl = 21c10s'nl. circuits, it has a total depth of O(log'+' n) and consequently is an NC'+'(f) (or even AC'( f )) circuit, whose ALOGTIME-ECLuniformity of {C,,} follows easily from the simplicity of the circuit for TRANSITION.
The third lemma shows how to join the circuits of the oracle gates with the main circuit to obtain just one circuit. Since j > 0, we have i + j + 13 i + 1, so the depth of the entire path is bounded by o(log'+j+' n).
It remains to prove that {CL} is ALOGTIME-uniform.
Let MC and MO be the ALOGTIME machines that accept ECLc and ECLo, respectively. We will describe the acceptance behaviour of an ALOGTIME machine M' that accepts ECLc,. Again (as in the proof of Lemma 4.1) we distinguish type queries and path queries. Type query inputs (x, g, 2, y) with 13~ ) = n can be decided in time O(log n) using appropriate easy subroutine calls to MC and to MO. For path query inputs (x, g, p, y), M' has to verify that p is a path from g to y. Now paths may cross different subcircuits that correspond to the substituted oracles. In order to verify that p is a correct path in CA, M' guesses a decomposition ~1, ~11,. . . , pm, pm!, 01,. . . , o, of p into subpaths pi that belong to the main circuit C,,, 4-tuples oi that correspond to oracle gates in C,,, and subpaths p,l in the circuits 0,, that are substituted for the oracle gates oi. M' accepts its path query input (x, g, p, y) if and only if 
